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Applications of the quantum algorithm for Monte Carlo simulation to pricing of financial derivatives have
been discussed in previous papers. However, up to now, the pricing model discussed in such papers is Black-
Scholes model, which is important but simple. Therefore, it is motivating to consider how to implement more
complex models used in practice in financial institutions. In this paper, we then consider the local volatility
(LV) model, in which the volatility of the underlying asset price depends on the price and time. We present two
types of implementation. One is the register-per-RN way, which is adopted in most of previous papers. In this
way, each of random numbers (RNs) required to generate a path of the asset price is generated on a separated
register, so the required qubit number increases in proportion to the number of RNs. The other is the PRN-
on-a-register way, which is proposed in the author’s previous work. In this way, a sequence of pseudo-random
numbers (PRNs) generated on a register is used to generate paths of the asset price, so the required qubit number
is reduced with a trade-off against circuit depth. We present circuit diagrams for these two implementations in
detail and estimate required resources: qubit number and T-count.
I. INTRODUCTION
With recent advances of quantum computing technologies,
researchers are beginning considering how to utilize them in
industries. One major target is finance (see [1] for a review).
Since financial institutions are performing enormous tasks of
numerical calculation in their daily works, speed-up of such
tasks by quantum computer can bring significant benefits to
them. One of such tasks is pricing of financial derivatives1.
Financial derivatives, or simply derivatives, are contracts in
which payoffs are determined in reference to the prices of un-
derlying assets at some fixed times. Large banks typically
have a huge number of derivatives written on various types of
assets such as stock price, foreign exchange rate, interest rate,
commodity and so on. Therefore, pricing of derivatives is an
important issue for them.
In derivative pricing, we represent random movements of
underlying asset prices using stochastic processes and calcu-
late a derivative price as a expected value of the sum of pay-
offs discounted by the risk-free interest rate under some spe-
cific probability measure. In order to calculate the expected
value, Monte Carlo simulation is often used. There are quan-
tum algorithms for Monte Carlo simulation[5, 6], which bring
quadratic speed-up compared with that on classical computers
and there already exists some works which discuss application
of such quantum algorithms to derivative pricing[7–9]. How-
ever, in order to bring benefits to practice in finance, previ-
ous works have some room to be extended. That is, previous
works consider the Black-Scholes (BS) model[10, 11]. Al-
though the BS model is the pioneering model for derivative
pricing and still used in many situations in today’s financial
firms, it is insufficient to consider only the BS model as an
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1 As textbooks of financial derivatives and pricing of them, we refer to [2–4]
application target of Monte Carlo for practical business for
some reasons. First, for various types of derivatives, mar-
ket prices of derivatives are inconsistent with the BS model.
This phenomenon is called volatility smile, which we will
explain in Section II. In order to precisely price derivatives
taking into account volatility smiles, financial firms often use
models which have more degree of freedom than the BS mod-
els. Second, the BS model is so simple that analytic formulae
are available for the price of some types of derivatives in the
model. In such cases, Monte Carlo simulation is not neces-
sary. Actually, banks use Monte Carlo simulation mainly for
complex models which can take into account volatility smiles.
Although it is the natural first step to consider Monte Carlo in
the BS model, the above points motivate us to consider how
to apply quantum algorithms for Monte Carlo to the advanced
models.
In this paper, we will focus on one of the advanced mod-
els, that is, the local volatility (LV) model[12]. The LV model,
which we will describe later, is the model in which a volatility
of an asset price depends on the price itself and time, so the BS
model is included in this category as a special case. With de-
grees of freedom to adjust the function form of volatility, the
LV model can make derivative prices consistent with volatil-
ity smiles. So this model is widely used to price derivatives,
especially exotic derivatives, which have complex transaction
terms such as early redemption, in many banks.
In order to price a derivative by Monte Carlo simulation,
we generate paths, that is, random trajectories of time evolu-
tion of asset prices, then calculate the expectation value of the
sum of discounted payoffs which arise in each path. Since we
cannot generate continuous paths on computers, we usually
consider evolutions on a discretized time grid, using a ran-
dom number (RN) for each time step, which represents the
stochastic evolution in the step. In this paper, we focus on
how to implement such a time evolution in the LV model on
quantum computers.
We can consider two ways to implement the time evolution.
In this paper, we call them the register-per-RN way and the
PRN-on-a-register way. The difference between them is how
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2to generate RNs required to generate a path. The register-per-
RN is adopted in previous papers[7–9]. In this way, following
the procedure described in, e.g., [13], one creates a superposi-
tion of bit strings which correspond to binary representations
of possible values of a RN, where the probability amplitude
of a each bit string is the square root of the possibility that
the RN take the corresponding value. The point is that one
register is used for one RN, so the required qubit number is
proportional to the number of RNs used to generate a path.
This can be problematic in terms of qubit number when many
RNs are required. The number of RNs is equal to that of time
steps times and that of underlying assets2. The number of time
steps can be large for derivatives with long maturity. Matu-
rity can be as long as 30 years, so if we take time grid points
monthly, the total number of time steps is 360. The number
of underlying assets can be multiple, and furthermore, there
are situations where we must simultaneously consider assets
concerning different derivative contracts in a portfolio, for ex-
ample, XVA3. Assuming that the number of asset is O(10) and
that of time steps is O(100), the total number of RNs becomes
O(103 − 104). If we use a register with O(10) qubits for each
RN, the total qubit number can be O(105) easily. The current
state-of-art quantum computers have only O(10) qubits[15].
Even if we obtain large-scale fault-tolerant machines in the
future, the large qubit overhead might be required to make a
logical bit (see [16] as a review and references therein). There-
fore, calculations which require the large number of qubits as
above might be prohibitive even in the future. This situation
is similar to credit portfolio risk measurement, which is de-
scribed in [17].
We are then motivated to consider the PRN-on-a-register
way, which is proposed in [17]. In this way, one does not
create RNs on different register, but generates a sequence of
pseudo-random number (PRN) on a register. At each time
step, the PRN sequence is progressed and its value is used to
evolve the asset price. Therefore, the required qubit number
does not depend on the number of RNs and is largely reduced.
The drawback is the circuit depth. Here, we define the circuit
depth as the number of layers consisting of gates on distinct
qubits that can be performed simultaneously, as T-depth used
in [18, 19]. Since calculations to update the PRN is sequen-
tially performed on a register, the circuit depth is now propor-
tional to the number of RNs. Since in the fault-tolerant com-
putation some kinds of gates, for example T-gates in the Clif-
ford+T gate set, can take long time to be run[20, 21], the se-
quential run of such gates might be also prohibitive in terms of
calculation time[22]. At any rate, in the current stage, where
it is difficult to foresee the spec of future quantum computers,
we believe that it is meaningful to consider the implementa-
tion which saves qubits but consumes depth as a limit.
2 In this paper, we consider arbitrage-free and complete markets, standard
assumptions for derivative pricing, so the number of stochastic factors is
equal to that of assets. For details, see [3, 4].
3 XVA is the term which collectively represents various types of Value Ad-
justment on derivative prices, for example, credit value adjustment (CVA),
price subtraction taking into account the default of the counterparty. In this
paper, we ignore such technical issues. If you are interested, see [14].
When it comes to the LV model, the PRN-on-a-register way
becomes more motivating, since its disadvantage on the cir-
cuit depth compared with the register-per-RN way is allevi-
ated. In the LV model, the volatility varies over time steps
depending on the asset price, so the calculation for the time
evolution is necessarily stepwise4. Therefore, the PRN-on-a-
register way and the register-per-RN way are equivalent with
respect to this point, that is, the circuit depth is proportional to
the time step number in both ways. This is different from the
situation in credit portfolio risk management [22], where, in
the register-per-RN way, a register is assigned to each random
number which determine whether each obligor defaults or not
and parallel processing on different registers reduces circuit
depth.
In this paper, we design the quantum circuits in the above
two way in the level of elementary arithmetic. In doing so,
we follow the policies of the two ways to the extent possible.
That is, not only with respect to RNs but also in other aspects,
we try to reduce qubits accepting some additional procedures
in the PRN-on-a-register way, and vice versa in the register-
per-RN way. For example, in the PRN-on-a-register way, we
have to intermediately output the information of the volatility
used to evolve the asset price at each time step and clear it
by the next step. Otherwise, we need a register to hold the
information per step and the required qubit number becomes
proportional to the number of time steps. It is nontrivial to
implement such a procedure and we will present how to do
this later. Note that such clearing procedure is unnecessary in
the register-per-RN way.
We then estimate the resources to implement the proposed
circuits. We focus on two metrics: qubit number and T-count.
As mentioned above, we see that the qubit number in the PRN-
on-a-register way is independent from the time step number
and much less than the register-per-RN way. The T-count is
proportional to the time step number in the both ways. We
see that in some specific setting the both ways yield the T-
counts of same order of magnitude, except that in the PRN-
on-a-register way is larger by some O(1) factor.
The rest of this paper is organized as follows. Section II and
III are preliminary sections, the former and the latter briefly
explain the LV model and the quantum algorithm for Monte
Carlo simulation, respectively. In section IV, we present the
circuit diagram in the two way. In section V, we estimate qubit
number and T-count of the proposed circuits. Section VI gives
a summary.
II. LV MODEL
In this paper, we consider only the single-asset case, since
it is straightforward to extend the discussion in this paper to
the multi-asset case.
4 In the multi-asset case, parallel computing over assets is possible in the
register-per-RN way.
3A. pricing of derivatives
Consider a party A involved in a derivative contract written
on some asset. We let S t denote a stochastic process which
represents the asset price at time t, which is set as t = 0 at
the present. We assume that the payoffs arise at the multiple
times tpayi , i = 1, 2, ... and the i-th payoff is given by f
pay
i
(
S tpayi
)
,
where f payi is some function which maps R to R. The positive
payoff means that A receives a money from the counterparty
and the negative one means vice versa. For example, the case
where A buys an European call option with the strike K cor-
responds to
f pay1 (S tpay1 ) = max
{
S tpay1 − K, 0
}
(1)
with a single payment date tpay1 . Note that this type of deriva-
tive contract is too simple to cover all trades in financial mar-
kets. For example, callable contracts, in which either of the
parties has a right to terminate the contract at some times,
are widely dealt in markets. We leave studies for such ex-
otic derivatives for future works and, in this paper, concider
only those which can be expressed in the above form.
Following the theory of arbitrage-free pricing, the price V
of the contract for A is given as follows [3, 4]:
V = E
∑
i
f payi
(
S tpayi
) , (2)
where E[·] represents the expectation value under some prob-
ability measure, the so-called risk-neutral measure. Here and
hereafter, we assume that the risk-free interest rate is 0 for
simplicity.
B. LV model
In the LV model, the evolution of the asset price is modeled
by the following stochastic differential equation (SDE)
dS t = σ(t, S t)dWt (3)
in the risk-neutral measure5 Wt is the Wiener process which
drives S t. dXt is the increment of a stochastic process Xt over
an infinitesimal time interval dt. The deterministic function
σ : [0,∞) ⊗ R → [0,∞) is the local volatility. Note that the
BS model corresponds to the case where
σ(t, S ) = σBSS , (4)
where σBS is a positive constant, which we hereafter call a BS
volatility.
The LV model was proposed to explain volatility smile. In
order to describe this, let us define implied volatility first. In
5 Note that the drift term does not exist since we are now assuming the risk-
free rate is 0.
the BS model, a price of a European call option with strike K
and maturity T at t = 0 is given by the following formula:
Vcall,BS(T,K, S 0, σBS) = ΦSN(d1)S 0 − ΦSN(d2)K
d1 =
1
σBS
√
T
[
ln
(S 0
K
)
+
1
2
σ2BST
]
d2 = d1 − σBS
√
T , (5)
where ΦSN is the cumulative distribution function of the stan-
dard normal distribution. We can price the option if we de-
termine the BS volatility. Conversely, given the market price
of the option Vcall,mkt(T,K), we can reversely calculate the BS
volatility. That is, we can define the following function of K
and T :
σIV : (T,K) 7→
σIV(T,K) s.t. Vcall,BS(T,K, S 0, σIV(T,K)) = Vcall,mkt(T,K).
(6)
We call BS volatilities drawn back from the market option
prices by (6) as implied volatilities.
If the market is described well by the BS model, implied
volatilities σIV(T,K) take a same value for any K and T . Al-
though this is the case for some markets, σIV(T,K) varies de-
pending on K and T in many markets. Especially, if σIV(T,K)
depends on K, it is said that we observe the volatility smile for
the market.
Volatility smiles mean that possible scenarios of asset price
evolution in the BS model do not match those which mar-
ket participants consider. For example, if market participants
think that extreme scenarios, big crashes or sharp rises, are
more possible than the BS model predicts, the volatility smile
arises. In fact, it is often said that the Black Monday, the big
crash in the stock markets at 1987, was one of triggers of ap-
pearance of volatility smiles.
With the LV model, we can make European option prices
given by the model consistent with any market prices, as
long as there is no arbitrage in the market. This is intu-
itively apparent since we can expect that the degree of free-
dom of the local volatility σ(t, S ) as a two-dimensional func-
tion is available to reproduce the two-dimensional function
Vcall,mkt(T,K). In fact, if we can get Vcall,mkt(T,K) as a func-
tion, that is, the market option prices for continuously infinite
strikes and maturities, we can determine σ(T,K) which repro-
duces Vcall,mkt(T,K) as follows[12]:
σ2(T,K) = 2
∂
∂T Vcall,mkt(T,K)
∂2
∂K2 Vcall,mkt(T,K)
. (7)
In reality, the market option prices are available only for
several strikes and maturities. Therefore, in the practical busi-
ness, we usually use a specific functional form of σ(t, S )
with degrees of freedom sufficient to reproduce several avail-
able market option prices. In this paper, we use the follow-
ing form. First, we set the nt grid points in the time axis,
t0 = 0 < t1 < t2 < ... < tnt . Second, we set the nS grid
points in the asset price axis for each time grid point, that is,
si,1, ..., si,nS for ti. Then, σ(t, S ) is set as follows:
σ(t, S ) = ai, jS +bi, j ; for si, j−1 ≤ S < si, j, j = 1, ..., nS +1 (8)
4for ti−1 ≤ t < ti, where ai, j, bi, j are constants satisfying
σ(t, S ) > 0 for any t and S and si,0 = −∞, si,nS +1 = +∞.
In other words, the two-dimensional space of (t, S ) is divided
in the direction of t and in each region σ(t, S ) is set to a func-
tion which is piecewise-linear with respect to S . In this pa-
per, we assume that ai, j, bi, j are preset to the value for which
the option prices in the LV model, which we here write as
Vcall,LV(T,K, S 0, {ai, j}, {bi, j}), match the market prices by some
standard. For example, they can be set to
argmin
{ai, j},{bi, j}
∑
I
[
Vcall,LV(TI ,KI , S 0, {ai, j}, {bi, j}) − Vcall,mkt(TI ,KI)
]2
,
(9)
where (TI ,KI)’s are several sets of maturity and strike for
which the market option prices are available.
C. Monte Carlo simulation in the LV model
We here describe how to calculate the derivative price (2)
in the LV model by Monte Carlo simulation.
First, we have to discretize the time into sufficiently small
meshes, since we can deal with the continuous time on nei-
ther classical nor quantum computers. For simplicity, we set
the time grid points to the above ti’s, those for the LV func-
tion. Then, the time evolution given by (3) is approximated as
follows:
∆S ti := S ti+1 − S ti ≈ σ(ti, S ti )
√
∆tiwi,∆ti = ti+1 − ti, (10)
where w1, ...,wnt are independent standard normal random
numbers (SNRNs). Among various ways to discretize the
SDE, we here adopt the Euler-Maruyama method [23].
Even after time discretization, we cannot consider all of
continuously infinite patterns of SNRNs. One solution for this
is discretized approximation of SNRNs. We can choose the fi-
nite numbers of the grid points and assign probability to each
point so that standard normal distribution is approximately re-
produced. Now, the patterns of discretized SNRNs are finite,
so we can approximate (2) as
V ≈
∑
n
pn
∑
i
f payi
(
S (n)
tpayi
)
, (11)
where pn is the probability that the n-th pattern of values of
SNRNs are realized and S (n)t is the asset price at time t in the
n-th pattern.
There are some possible ways to take petterns considered
in (11). In the register-per-RN way, we take all patterns. If
we take N grids to discretize each of nt SNRNs, the number
of possible patterns of SNRNs is Nnt . Although this is ex-
ponentially large, quantum computers can take into account
all patterns with a polynomial number of qubits by quantum
superposition.
On the other hand, this cannot be adopted on classical com-
puters, since the number of the SNRN patterns are exponen-
tially large. Usually, Monte Carlo pricing on classical com-
puters is done in the following way, which the PRN-on-a-
register way is also based on. We consider sampled patterns of
SNRNs. That is, we generate finite but sufficiently many sam-
ple sets of (w1, ...,wnt ) and use them to generate sample paths
of the asset price which evolves according to (10). We then
approximate (2) by the average of sums of payoffs in sample
paths,
V ≈ 1
Npath
Npath∑
n=1
∑
i
f payi
(
S (n)
tpayi
)
, (12)
where S (n)t is the value of the asset price at time t on the n-th
sample path and Npath is the number of sample paths.
III. QUANTUM ALGORITHM FORMONTE CARLO
SIMULATION
A. outline of the algorithm
We here review the quantum algorithm for Monte Carlo
simulation[5, 6]. It can be divided into the following steps.
First, we create a superposition of possible values of a ran-
dom number used to calculate a sample value of the integrand
on a register. If multiple random numbers are necessary to
calculate the integrand, one register is assigned per random
number. As mentioned above, continuous random numbers
must be approximated in some discretized way. Second, we
calculate the integrand into another register, using the ran-
dom numbers. Note that the results for many patterns of ran-
dom numbers are simultaneously calculated in quantum par-
allelism. Third, by controlled rotation, the integrand value
is reflected into the amplitude of the ancilla. Finally, ampli-
tude estimation [6, 24, 25] on the ancilla gives the expectation
value of the integrand.
The quantum state is transformed as follows:
|0〉 |0〉 |0〉
→
∑
i
√
pi |xi〉
 |0〉 |0〉
→
∑
i
√
pi |xi〉 | f (xi)〉
 |0〉
→
∑
i
√
pi |xi〉 | f (xi)〉
( √
1 − f (xi) |0〉 +
√
f (xi) |1〉
)
. (13)
Here, the first, second and third kets correspond to the ran-
dom number registers, the integrand register and the ancilla,
respectively. xi represents the binary representation of values
of random numbers in the i-th pattern and pi is the probabil-
ity that it realizes. f is the integrand and f (xi) is its value
for xi. Note that the probability to observe 1 on the ancilla
is
∑
i pi f (xi), the integral value which we want. Although we
do not explain how to estimate the probability amplitude in
this paper, it is studied in many papers. For example, see
[6, 24, 25]. Using such methods, we can estimate the integral
with the statistical error which decays as O(N−1), where N is
the number of oracle calls. This decay rate is quadratically
faster than that in the classical algorithm, O(N−1/2).
5B. the scheme using the PRN generator
We here briefly review the quantum way for Monte Calro
simulation using the PRN generator. The calculation flow for
the current problem, the time evolution of asset price in the
LV model, based on this way is described in Section IV B.
It is proposed in [17] in order to reduce the required qubits
to generate RNs in the application of the quantum algorithm
for Monte Carlo to extremely high-dimensional integrations.
When it is neccesary to generate many RNs to compute the
integrand, the naive way, in which we assign a register to each
RN and create a superposition of possible values, leads to the
increase of qubit numbers in proportion to the number of RNs.
In order to aviod this, we can adopt the following way. First,
we prepare two registers, Rsamp and RPRN. Then, we create a
superposition of integers, which specify the start point of the
PRN sequence, on Rsamp. With the start point, we sequentially
generate PRNs on RPRN. This is possible because a PRN se-
quence is a deterministic sequence whose recursion equation
is explicitely given, and in [17] we gave the implementation of
one of PRN generators on quantum circuits. Using the PRNs,
we compute the integrand step by step, which corresponds to
time evolution of the asset price and calculation of payoffs
in this paper. Finally, the expectation value of the integrand
is estimated by quantum amplitude estimation. In this way,
since we need only Rsamp and RPRN to generate PRNs, the re-
quired qubit number is now independent from the number of
RNs and much smaller than the naive way. The drawback is
the increase of the circuit depth.
IV. CIRCUIT DESIGN
Now, we present quantum circuits for time evolution of
an asset price in the LV model in the two ways: PRN-on-a-
register and register-per-RN.
A. elementary gate
Before we present circuits, we here list up elementary gates
we use.
• Adder: |x〉 |y〉 → |x + y〉 |y〉
• Controlled Adder:
|c〉 |x〉 |y〉 →
|c〉 |x + y〉 |y〉 ; for c = 1|c〉 |x〉 |y〉 ; for c = 0
• Multiplier: |x〉 |y〉 |z〉 → |x〉 |y〉 |z + xy〉
• Divider: |x〉 |y〉 |0〉 → |x〉 |y〉 |x/y〉
We here simply assume their existence. Actually, implemen-
tation of such elementary arithmetics are widely studied in
previous works: see, for example, [26–46]. We will discuss
the implementation in Section V A.
With these, we can construct other types of arithmetic we
use. For example, subtraction |x〉 |y〉 → |x − y〉 |y〉 can be done
as addition by the method of 2’s complement. Comparison
|x〉 |y〉 |z〉 → |x〉 |y〉 |z ⊕ (x > y)〉 can be done as subtraction in
2’s complement method, since the most significant bit repre-
sents whether the result of subtraction is positive or negative.
So a comparator is constructed as two adder, including un-
computation.
Note that the above multiplier uses two registers as
operands and outputs the product into another register. Most
of previously proposed multipliers are of this output-to-other
type. On the other hand, we also need the self-update type
of multiplier which updates either of input registers with the
product, otherwise we have to add a register for each mul-
tiplication and qubit number explodes. Such a operation is
realized by the following trick. When we want to multiply x
by y, given the two registers holding x and y and an ancilla
register, we can do:
|x〉 |y〉 |0〉 → |x〉 |y〉 |xy〉 → |xy〉 |y〉 |x〉 → |xy〉 |y〉 |0〉 . (14)
Here, the first step is output-to-other multiplication. The sec-
ond step is swap between the first and third registers, which is
not necessary if we change our recognition on which of two
register is ancillary at every multiplication. The third step is
the inverse operation of division.
B. the PRN-on-a-register way
1. calculation flow
We first present the calculation flow in the PRN-on-a-
register way. We consider the flow until calculation of the sum
of payoffs, which corresponds to from the first to the third line
in (13), since the controlled rotation in the fourth line does not
depend on the problem.
In the PRN-on-a-register way, PRNs are used for evolu-
tion of the asset price (10). More concretely, we preselect
some sequence of pseudo standard normal random numbers
(PSNRNs) and divide it into subsequences, then evolve the
asset price using them.
Before we present the calculation flow, we explain some
setups. We prepare the following register:
• Rsamp
This is a register where a superposition of integers
which determine the start point of the PSNRN se-
quence. We write its qubit number as nsamp. Nsamp =
2nsamp is the number of sample paths we generate.
• RW
This is a register where we sequentially generate
PSNRNs.
• RS
This is a register where the value of the asset price is
stored and which we update for each time step of the
evolution, using RW .
6• Rpayoff
This is a register into which the payoffs determined by
RS are added.
Note that we need some ancillary registers in addition to the
above registers. We assume that the required calculation pre-
cision is ndig-bit accuracy and RW ,RS ,Rpayoff and ancillary
registers necessary to update them have ndig qubits.
We assume that the following gates are available to generate
a sequence of PSNRNs.
• PW
This progresses a PSNRN sequence by one step. In
other words, it acts on RW and updates xi to xi+1, where
xi is the i-th element of the sequence: |xi〉 → |xi+1〉.
• JW
This lets the PSNRN sequence jump to the starting
point. That is, it is input an integer i on a register and
outputs xint+1 into another register which is initially set
to |0〉: |i〉 |0〉 → |i〉 |xint+1〉. Remember that nt, the num-
ber of time steps, is equal to the number of RNs used to
generate one sample path.
The concrete implementation of these gates are discussed
later.
Then, the calculation flow is as follows:
1. Initialize all registers to |0〉 except RS , which is initial-
ized to |S t0〉.
2. Generate a equiprobable superposition of
|0〉 , |1〉 , ..., |Nsamp − 1〉, that is, 1√Nsamp
∑Nsamp−1
i=0 |i〉nPRN on
Rsamp. This is done by operating a Hadamard gate to
each of nsamp qubits.
3. Operate JW to set xint+1 to RW , where i is determined
by the state of Rsamp. These are the starting points of
subsequences.
4. Perform the time evolution (10) using the value on RW .
RS is updated from |S t0〉 to |S t1〉.
5. Calculate the payoff at time t1 and add into Rpayoff .
6. Operate PPRN to update RW from xint+1 to xint+2.
7. Iterate operations similar to 4-6 for each time steps until
the time reaches tnt .
8. Finally we obtain a superposition of states in which the
value on Rpayoff is the sum of payoffs in each sample
path. Estimate the expectation value of Rpayoff by meth-
ods like [6, 24]. This is an estimate for (12).
Here and hereafter, we assume that a payoff arises at each time
step, for simplicity.
The flow of state transformation is as follows:
|0〉 |0〉 |S t0〉 |0〉
2−→ 1√
Nsamp
∑Nsamp−1
i=0 |i〉 |0〉 |S t0〉 |0〉
3−→ 1√
Nsamp
∑Nsamp−1
i=0 |i〉 |xint+1〉 |S t0〉 |0〉
4−→ 1√
Nsamp
∑Nsamp−1
i=0 |i〉 |xint+1〉 |S (i)t1 〉 |0〉
5−→ 1√
Nsamp
∑Nsamp−1
i=0 |i〉 |xint+1〉 |S (i)t1 〉 |
1∑
j=1
f payj (S
(i)
t j )〉
6−→ 1√
Nsamp
∑Nsamp−1
i=0 |i〉 |xint+2〉 |S (i)t1 〉 |
1∑
j=1
f payj (S
(i)
t j )〉
7−→ ...
7−→ 1√
Nsamp
∑Nsamp−1
i=0 |i〉 |xint+nt 〉 |S (i)tnt 〉 |
nt∑
j=1
f payj (S
(i)
t j )〉 , (15)
where the first, second, third and fourth kets correspond to
Rsamp,RW ,RS and Rpayoff , respectively.
2. overview of the circuit
Schematically, the circuit which realizes the flow (15) is as
shown in Figure 1. In the figure, the gate U j corresponds to
the j-th step of asset price evolution, that is, the j-th iteration
of step 4-6 in the above calculation flow.
U j is implemented as shown in Figure 2. PW is already
explained and the gate Payoff j calculates f
pay
j (S
(i)
t j ) using RS
and adds it into Rpayoff . In addition to these, U j has gates
V ( j)1 , ...,V
( j)
nS , which update RS .
The detail of V ( j)k is shown in Figure 3. This gate (i) checks
whether the asset price is in the k-th interval [s j,k−1, s j,k), (ii)
if so, update RS using the LV in the interval, (iii) clears the
intermediate output. It requires ancillary registers Rcount,RS ′
and Rg. They have dlog2 nte, ndig and 1 qubits respectively. At
the start of V ( j)k , Rcount takes | j〉 or | j + 1〉 and the others take|0〉. Then the detailed calculation flow is:
1. If Rcount is j and RS is in [s j,k−1, s j,k), flip Rg.
2. If Rg is 1, update RS as
S t j → S t j+1 = S t j + (a j,kS t j + b j,k)
√
∆t jxint+ j (16)
using the value xint+ j on RW and add 1 to Rcount.
3. Calculate
S t j+1 − b j,k
√
∆t jxint+ j
1 + a j,k
√
∆t jxint+ j
(17)
into RS ′ , using the value on RS as S t j+1 and that on RW
as xint+ j.
74. If Rcount is j + 1 and RS ′ is in [s j,k−1, s j,k), flip Rg. This
uncomputes Rg.
5. Do the inverse operation of 3.
Let us explain the meaning of this flow. First, Rcount is nec-
essary as an indicator of whether the j-th step of evolution has
been already done or not. Without this, it is possible that the
asset price is doubly updated in a time step. If and only if the
j-th step has not been done, that is, Rcount is j and the asset
price is in [s j,k−1, s j,k), the update of the asset price with the
LV function a j,kS + b j,k is done. To do this conditional up-
date, the check result is intermediately output to Rg and the
gate corresponding (16) is operated on RS under control by
Rg. Besides, the increment of Rcount controlled by Rg is also
done, so that Rcount indicates completion of the j-th step if so.
Steps 3-5 is necessary to clear Rg. If the asset price has been
updated in Step 2, Step 3 draws back it to the value before
the update. Conversely, we can determine whether the update
has been done in Step 2 from the result of Step 3. That is, for
the reason mentioned soon later, the condition that Rcount is
j + 1 and RS ′ is in [s j,k−1, s j,k) after Step 3 is equivalent to the
condition that Rcount is j and RS is in [s j,k−1, s j,k) before Step
2. Therefore, Step 4 flip Rg if and only if it is |1〉, so it goes
back to |0〉. In summary, through the sequential operation of
V ( j)1 , ...,V
( j)
nS +1
, RS is updated only once at the appropriate V
( j)
k ,
Rcount is updated from | j〉 to | j + 1〉 and all intermediate out-
puts on ancillary registers are cleared.
We here mention a restriction on the LV model so that it
can be implemented in the PRN-on-a-register way. Note that
through V ( j)1 , ...,V
( j)
nS +1
, the state is transformed from | j〉 |S (i)t j 〉
to | j + 1〉 |S (i)t j+1〉, where the first and second kets correspond to
Rcount and RS respectively and other registers are omitted since
they are unchanged. This means that the map from S (i)t j to S
(i)
t j+1
must be one-to-one correspondence, since unitarity is violated
if not. Actually, this is not so strong restriction. As shown in
Appendix, if we set ai, j, bi, j so that σ(t, S ) is continuous with
respect to S and we set ∆t j is small enough that the increment
∆S t j is much smaller than S t j itself, the above condition is
satisfied.
This one-to-one correspondence lets Step 3 work. That is,
since the map between S (i)t j and S
(i)
t j+1 is one-to-one correspon-
dence, the result of Step 3 is in [s j,k−1, s j,k) if and only if the
value on RS before Step 3 is in the image of [s j,k−1, s j,k) under
the map.
3. implementation of respective gates
We now consider how to implement respective gates in
the PRN-on-a-register way to the level of four arithmetic
operations.
(i) V ( j)k
Note that most parts of V ( j)k consist of only arithmetic opera-
tions, addition, subtraction, multiplication, division and com-
parison, which mentioned in Sec IV A.
For example, the gate z ← z ⊕ (x = j and y ∈ I) can be
divided to two parts. The first part is checking that the value
on Rcount is equal to j and this can be done by the multiple
control Toffoli gate, which is studied in [19, 48, 54]. The sec-
ond part is checking that the asset price is in a given interval,
which can be constructed from two comparisons. Combin-
ing these, the gate z ← z ⊕ (x = j and y ∈ I) in Figure 3 is
constructed as shown in Figure 4. Note that the bitwise flips
X1− j0 ⊗ ...⊗ X1− jnx−1 are operated before the multi control Tof-
foli. Here, ja is the a-th digit of the binary representation of j,
so the a-th qubit is flipped if and only if ja = 0. This convert
|x〉 to |1〉 ... |1〉 if and only if x = j.
The operation x← x + (ax + b)y in Figure 3 can be realized
as follows:
|x〉 |y〉 |0〉 → |x〉 |y〉 |1〉
→ |x〉 |y〉 |1 + ay〉
→ |(1 + ay)x〉 |y〉 |1 + ay〉
→ |(1 + ay)x + by〉 |y〉 |1 + ay〉
→ |(1 + ay)x + by〉 |y〉 |0〉 , (18)
where the third ket corresponds to an ancillary register. The
first arrow is just setting a constant on a register. The second
arrow is the multiplication by a constant a. The third arrow
is the self-update multiplication, so it needs another ancillary
register. The fourth arrow is again multiplication by a con-
stant b and the final arrow is uncomputation of the first and
second arrows. Note that this is done under control by Rg. In
order for this to be controlled, it is sufficient to control only
the second, fourth and final arrows, since the third arrow be-
comes a multiplication by 1 without the second. Also note
that multiplication by a n-bit constant a or b can be done by
n adders, that is, n shift-and-add’s: ax =
∑n−1
i=0 ai2
ix, where
ai is the i-th bit of a. This saves qubits compared with the
case where we use a multiplier, which needs holding a on an
ancillary register.
The operation x ← (x − by)/(1 + ay) in Figure 3 is done as
follows:
|x〉 |y〉 |0〉 |0〉 → |x〉 |y〉 |1〉 |0〉
→ |x〉 |y〉 |1 + ay〉 |0〉
→ |x − by〉 |y〉 |1 + ay〉 |0〉
→ |x − by〉 |y〉 |1 + ay〉 |(x − by)/(1 + ay)〉 ,(19)
where the first, second, third and fourth kets are RS ,RW ,
another ancillary register and RS ′ , respectively. Here, the
first and second arrows are same as (18), the third is the
multiplication by a constant −b and the final one is division.
Here, we do not have to uncompute RS and the ancillary
register, since the whole of this operation is uncomputed soon
later in V j,k.
(ii) JW , PW
In [17], implementation of PRN on quantum circuits is pre-
sented, using the PRN generator called PCG[49]. Note that
this PRN generator generates uniform RNs. We now need
PSNRNs, so we must transform uniform distribution to stan-
dard normal distribution. There are some method and we
8adopt the inverse transform sampling. Schematically, JW and
PW are implemented as shown in Figure 5. Here, JPRN is the
gate to let the PRN sequence jump to the int + 1 and PPRN is
the gate to progress the PRN sequence by a step. They sequen-
tially generate uniform RNs on the ancillary register RPRN and
they are transformed to PSNRN on RW .
Although we refer to [17] for the detail of implementation
of the PRN generator, we here briefly explain. This genera-
tor is combination of linear congruential generator (LCG) and
permutation of bit string. For LCG, update of the PRN se-
quence is done by
xn+1 = axn + c mod N, (20)
where a,N are positive integers and c is a nonnegative integer,
and the n-th element of the sequence is computed from n and
the initial value x0 by
xn = anx0 +
c(an − 1)
a − 1 mod N, . (21)
According to [26], we can construct the modular adder using
5 plain adders. Modular multiplication by a n-bit constant can
be done as n modular shift-and-add’s. Modular division by
a constant a − 1 can be done as modular multiplication by a
constant integer β such that β(a − 1) = 1 mod N, if exists.
Modular exponentiation ax mod N is computed as a sequence
controlled modular multiplication[26]. So, to summarize, we
can perform (20) and (21) using only controlled adders. In
(20), the state is transformed as
|x〉 |0〉 |0〉 → |x〉 |ax mod N〉 |0〉
→ |0〉 |ax mod N〉 |0〉
→ |0〉 |ax mod N〉 |c〉
→ |0〉 |ax + c mod N〉 |c〉
→ |0〉 |ax + c mod N〉 |0〉 . (22)
In the circuit we are considering, the first and second registers
are RPRN and an ancillary register, which interchange their role
at every step, and the third is another ancillary register. Each
step corresponds to an elementary operation as follows. The
first arrow is modular multiplication. The second arrow is the
inverse modular multiplication by a integer α such that aα =
1 mod N and this clearing step is necessary to avoid increase
of ancillas. The third is just loading c on an ancillary register,
the fourth is modular addition and the last is unloading. (21)
progresses as follows:
|n〉 |0〉 |0〉 |0〉
→ |n〉 |an mod N〉 |0〉 |0〉
→ |n〉 |an mod N〉 |
(
x0 +
c
a − 1
)
an mod N〉 |0〉
→ |n〉 |an mod N〉 |
(
x0 +
c
a − 1
)
an mod N〉 | c
a − 1 〉
→ |n〉 |an mod N〉 |
(
x0 +
c
a − 1
)
an − c
a − 1 mod N〉 |
c
a − 1 〉
→ |n〉 |0〉 |
(
x0 +
c
a − 1
)
an − c
a − 1 mod N〉 |0〉 , (23)
where the first, third, second and fourth registers are respec-
tively Rsamp,RPRN and two ancillary registers. The first arrow
is modular exponentiation, the second is modular multiplica-
tion, the third is loading, the fourth is modular addition and
the last is uncomputation of the first and third.
We do not explain permutation: see [17] for the detail.
We just make a comment that it is implemented by a simple
circuit, for example, Xorshift is implemented as a sequence
of CNOT.
We also need the gate to calculate Φ−1SN, the inverse function
of CDF of standard normal distribution. There are some ways
to calculate this efficiently and we here adopt the method in
[50]. In the method, R is divided into some intervals and Φ−1SN
is approximated by a polynomial in each interval. We adopt
the setting where the number of intervals is 1096 and poly-
nomials are cubic, which realizes the error smaller than 10−6.
Here, we write the approximated inverse CDF as
Φ−1SN(x) ≈ cm,3x3 + cm,2x2 + cm,1x + cm,0 (24)
for xICDFm−1 ≤ x < xICDFm ,m = 0, 1, ..., nICDF + 1, where xICDF0 <
xICDF1 < ... < x
ICDF
nICDF are the end points of the intervals and
nICDF is the number of the interval. Consider that xICDF−1 =
−∞, xICDFnICDF+1 = +∞.
Such a piecewise cubic function can be implemented as
Figure 6. We here explain how it works. First, the sequence
of comparators and “Load c′m,is” gates load cm,0, ..., cm,3 into
the register Rc0 , ...,Rc,3 respectively as follows. The compara-
tors compare the value x of RPRN and the grid points xICDFm
and flip Rg if x < xICDFm . If Rg is 1, the “Load c
′
m,is” gates
are activated. They are actually collections of bitwise flips,
that is, X gates. If x ≥ xICDFnICDF , only “Load c′nICDF+1,is” gate
is performed and it loads cnICDF+1,0, ..., cnICDF+1,3. If x
ICDF
nICDF−1 ≤
x < xICDFnICDF , “Load c
′
nICDF,i
s” and “Load c′nICDF+1,is” are per-
formed. So, we set “Load c′nICDF,is” so that it compensates flips
done by “Load c′nICDF+1,is” and cnICDF,0, ..., cnICDF,3 are success-
fully loaded. The case where x is in another interval is simi-
lar. The point is that if xICDFM−1 ≤ x < xICDFM , every other gates
are activated. That is, the activated gates are “Load c′m,is” of
m = M,M + 2, ..., nICDF, nICDF + 1 if nICDF − M is even and
m = M,M + 2, ..., nICDF−1, nICDF + 1 if nICDF−M is odd. This
is because every comparator after the M-th one flips Rg and
Rg takes 0 and 1 alternatingly. Considering this, the X gates in
“Load c′m,is” are set as Figure 7, so that cm,0, ..., cm,3 for appro-
priate m are loaded after the sequence of all activated gates.
After load of coefficients, the cubic function is calculated in
the Horner’s method
((cm,3x + cm,2)x + cm,1)x + cm,0. (25)
This is done by the sequence of adders and multipliers in the
latter half of the circuit in Figure 6.
(iii) Payoff
In this paper, we do not consider gates to calculate payoffs
in detail, since the resource the gates require is same in both
6 if we include (−∞, xICDF0 ) and [xICDFnICDF ,∞, ), it is 111
9the PRN-on-a-register way and the register-per-RN way. We
here make just a short comment. In many cases, a payoff can
be expressed in the following form:
f payi = min{max{aiS ti + bi, fi}, ci}, (26)
where ai, bi, ci, fi are real constants, that is, a linear function
of the asset price with the upper bound (cap) ci and the lower
bound (floor) fi. For example, a payoff in an European call
option (1) corresponds to ai = 1, bi = −K, ci = +∞, fi = 0.
Payoffs expressed as (26) can be calculated easily by combi-
nation of comparators, adders and multipliers.
C. the register-per-RN way
1. calculation flow
Also for the register-per-RN way, we start from present-
ing the calculation flow, which is somewhat simpler than the
PRN-on-a-register way. Again, we consider the flow until cal-
culation of the payoff sum.
Before we present the calculation flow, we explain the re-
quired registers.
• RWi , i = 1, ..., nt
This is a register for the i-th SNRN. We need such a
register per random number, so the total number is nt.
• RS i , i = 0, 1, ..., nt
This is a register where the value of the asset price at
time ti is held.
• Rpayoff,i, i = 1, ..., nt
This is a register where the value of the sum of payoffs
by ti is held.
We again omit ancillary registers here and explain them later.
Besides, we again assume that these and ancillary registers
necessary to update them have ndig qubits.
We here concretely define a superposition of SNRN values
as the following state. In advance, we set the equally spaced
NSN + 1 points for discretization of the distribution xSN,0 <
xSN,1 < ... < xSN,NSN , where xSN,0 and xSN,NSN are the upper
and lower bounds of the distribution and set to, say, -4 and
+4, respectively. We here assume NSN = 2ndig for simplicity.
Then, we define |SN〉 as
|SN〉 =
NSN−1∑
i=0
√
pSN,i |i〉, (27)
where pSN,i =
∫ xSN,i+1
xSN,i
φSN(x)dx and φSN(x) is the probability
density function of the standard normal distribution. We con-
sider how to create such a state later. Since xSN,i can be easily
calculated from the index i by a linear function, we identify i
as xSN,i.
Then, the calculation flow is as follows:
1. Initialize all registers to |0〉 except RS 0 , which is initial-
ized to |S t0〉.
2. Generate superpositions of SNRNs on RW1 , ...,RWnt .
That is, set each of them to |SN〉.
3. Perform the time evolution (10) using the value on RW1
as w1. The result is output to RS 1 as |S t1〉.
4. Calculate the payoff at time t1 using RS 1 and output the
sum of it and the previous payoffs to Rpayoff,i.
5. Iterate operations similar to 3-4 for each time step until
the time reaches tnt .
6. Finally we obtain a superposition of states in which the
value on Rpayoff,nt is the sum of payoffs for each pattern
of values of SNRNs. Estimate the expectation value of
Rpayoff,nt to get (11).
The flow of state transformation is as follows. Writing only
RW1 , ...,RWnt , RS 0 ,RS 1 , ...,RS nt and Rpayoff,1, ...,Rpayoff,nt ,
|0〉⊗nt |S t0〉 |0〉⊗nt |0〉⊗nt
2−→ |SN〉⊗nt |S t0〉 |0〉⊗nt |0〉⊗nt
3−→
NSN−1∑
i1=0
√
pSN,i1 |i1〉 |SN〉⊗nt−1 |S t0〉 |S (i1)t1 〉 |0〉⊗nt−1 |0〉⊗nt
4−→
NSN−1∑
i1=0
√
pSN,i1 |i1〉 |SN〉⊗nt−1 |S t0〉 |S (i1)t1 〉 |0〉⊗nt−1 | f payi1 (S
(i1)
t1 )〉 |0〉⊗nt−1
5−→ ...
5−→
NSN−1∑
i1,··· ,int =0
√
pSN,i1 ...pSN,int |i1〉 ... |int 〉 |S t0〉 |S (i1)t1 〉 ... |S
(i1···int )
tnt
〉 | f payi1 (S
(i1)
t1 )〉 ... |
nt∑
j=1
f payj (S
(i1...i j)
t j )〉 , (28)
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where S (i1...i j)t j is the value of the asset price at time t j evolved
by w1 = xSN,i1 , ...,w j = xSN,i j .
2. overview of the circuit
The outline of the circuit in the register-per-RN is as shown
in Figure 8. First, |SN〉 is created on each RW j by the gate
SN, which is considered in detail later. After that, the gate U j
performs j-th step of asset price evolution and payoff calcu-
lation. For each evolution step, ancillary registers Rflg, j and
RLV, j, which have 1 and 2ndig qubits respectively, are neces-
sary. U j is then implemented as Figure 9. In this gate, the
sequence of comparators and “Load” gates set a j,k, b j,k in (8)
into RLV, j by the trick similar to that in the circuit in Figure
6. Then, the operation x ← x + (ax + b)y updates the asset
price according to (10). Since the register-per-RN way does
not aim to uncompute ancillary qubits in order to reduce them,
x← x + (ax + b)y can be done as follows:
|x〉 |y〉 |a〉 |b〉 |0〉 |0〉 → |x〉 |y〉 |a〉 |b〉 |0〉 |x〉
→ |x〉 |y〉 |a〉 |b〉 |xy〉 |x〉
→ |x〉 |y〉 |a〉 |b〉 |xy〉 |x + axy〉
→ |x〉 |y〉 |a〉 |b〉 |xy〉 |x + axy + by〉 ,(29)
where the first ket is RS j−1 , the second is RW j , the third and
fourth are RLV, j, the fifth is an ancillary register and the last is
RS j . So, this operation consists of copying a state and three
multiplications. At the end of U j, the payoff is calculated
using RS j . Here, the ”Payoff j” gate performs the following
operation
|S (i1···i j)t j 〉 |
j−1∑
k=1
f payk (S
(i1...ik)
tk )〉 |0〉
→ |S (i1···i j)t j 〉 |
j−1∑
k=1
f payk (S
(i1...ik)
tk )〉 |
j∑
k=1
f payk (S
(i1...ik)
tk )〉 , (30)
where the first, second and third ket are RS j , Rpayoff, j−1 and
Rpayoff, j. This is done as copying Rpayoff, j−1 to Rpayoff, j followed
by calculation and addition of f payj (S
(i1...i j)
t j ) to Rpayoff, j.
3. implementation of the SN gate
Let us now consider implementation of the SN gate, which
creates a superposition of SNRN values. The outline was pre-
sented in [13]. In addition to this, we here explain some de-
tails, which were not explicitely explained in [13].
We construct the state in the recursive way. We assume
that we have already divided [xSN,0, xSN,NSN ] by equally-spaced
2m + 1 points x(m)SN,0 = xSN,0 < x
(m)
SN,1 < ... < x
(m)
SN,2m = xSN,NSN
and created
|SNm〉 =
2m−1∑
i=0
√
p(m)SN,i |i〉, (31)
where p(m)SN,i =
∫ x(m)SN,i+1
x(m)SN,i
φSN(x)dx. We also assume that we have
a gate to efficiently compute θ(m)i = arccos
√
f (m)i with the
input i, where f (m)i is
f (m)i =
∫ (x(m)SN,i+x(m)SN,i+1)/2
x(m)SN,i
φSN(x)dx∫ x(m)SN,i+1
x(m)SN,i
φSN(x)dx
. (32)
Then, the following state transformation is possible:
|SNm〉 |0〉 |0〉 =
2m−1∑
i=0
√
p(m)SN,i |i〉 |0〉 |0〉
→
2m−1∑
i=0
√
p(m)SN,i |i〉 |0〉 |θ(m)i 〉
→
2m−1∑
i=0
√
p(m)SN,i |i〉
(
cos θ(m)i |0〉 + sin θ(m)i |1〉
)
|θ(m)i 〉
=
2m+1−1∑
i=0
√
p(m+1)SN,i |i〉 |θ(m)i 〉
= |SNm+1〉 |0〉 , (33)
where we use the gate to compute θ(m)i at the first arrow and
perform the controlled rotation at the second arrow. Repeating
this until m = ndig − 1, we get |SN〉.
However, as far as the authors know, neither [13] nor other
papers present the gate to compute θ(m)i . Here, we propose
a way to do this on the basis of a simple Taylor expansion.
Consider
g(x, δ) =
∫ x+δ/2
x φSN(x)dx∫ x+δ
x φSN(x)dx
. (34)
We can show that
g(x, δ) ≈ 1
2
+
1
8
δx +
1
16
δ2 + O(δ3) (35)
by simple calculation. So, g(x, δ) is well-approximated by a
linear function of x for small δ. We can use this to compute
f (m)i , since
f (m)i = g
(
x(m)SN,i,
∆
2m
)
,∆ = xSN,NSN − xSN,0. (36)
Given xSN,NSN , xSN,0 and m large enough that ∆/2
m is suffi-
ciently small, this can be approximately seen as a linear func-
tion of i, since x(m)SN,i = xSN,0 +
∆
2m i. Actually, we numerically
confirmed that for m ≥ 7 the above approximation gives error
smaller than 10−5.
We then reach the circuit in Figure 10 for calculation of
f (m)i . For m ≤ 6, as shown in Figure 10a, the sequence of com-
parators and “Load” gates set f (m)i to the output register R f (m)i ,
using the trick similar to the circuit in Figure 6 again. Note
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that comparators now check whether the input value i is equal
to a given integer constant or not, so each of them is actually
a combination of bitwise flips and a multi-controlled Toffoli
gate, similar to that appeared in Figure 4. Also note that, if
the input i is I, “Load f (m)i ” gates are activated for i ≥ I. Con-
sidering this point, each “Load” gate is set so that operations
of it and the following gates are successfully compensated.
For m ≥ 7, the f (m)i is just a linear transformation, which is
implemented as bitwise flips followed by a constant multi-
plier. Of course, according to required accuracy, the value of
m where the two types of f (m)i are switched should be adjusted
and the degree of the Taylor approximation for g(x, δ) should
be increased.
Using this f (m)i gate, the SN gate is constructed as Figure 11.
First, we operate a Hadamard gate to the most significant bit in
RW j to assign probability 1/2 to positive and negative halves of
[xSN,0, xSN,NSN ] respectively. Then, we operate the sequence of
the gates USNm , which corresponds to the m-th step of the above
recursive calculation. USNm is constructed as a combination of
the f (m)i gate, the gates to calculate square root and arc cosine
and the controlled rotation gate R(θ).
We here comment on implementation of arccos and square
root. The implementation of the inverse trigonometric func-
tion based on the piecewise polynomial approximation is pro-
posed in [51]. Although [51] considers not arccos but arcsin,
these can be easily related as arccos(x) = pi2 − arcsin(x). We
adopt a setting with the polynomial degree 3 and 2 intervals,
which leads to accuracy 10−5[51]. The circuit for square root
is given in [52].
V. ESTIMATION OF REQUIRED RESOURCES
Then, let us estimate the machine resources required for the
implementation in the PRN-on-a-register way and the register-
per-RN way. We consider the two metrics, qubit number and
T-count, as many papers do.
A. elementary gates
We first summarize the resources of the elementary gates
which are necessary to construct the LV circuit. We here con-
sider fixed-point arithmetic. Among various implementations
proposed previously, we adopt one for each of the elementary
gates and summarize their resources when operands are n-bit
in Table I. Since we aim to estimate the orders of the above
metrics, we take only the leading term with respect to n for
required resources. For example, we approximate an + b as
an..
We make a comment on multiplication and the division. For
these operation, we use modified versions of circuits proposed
in [42] and [46]. This is because of the following reason. In
order to store the strict value of the product of two n-bit num-
bers, original circuits use 2n-bits. This causes a problem in
the situation where we have to sequentially perform multipli-
cation as in the LV circuit, since the required qubit number
doubles at every multiplication. Therefore, we have to trun-
cate lower bits of product and keep the digit number constant.
In order to do this, we modify the multiplier in [42]. We also
construct the divider, which is dedicated to drawback of the
modified multiplication. This is why the qubit number for di-
vider in Table I is different from that in [42, 46]. We explain
the details of the modified multiplier and divider in Appendix.
B. assumptions on registers
We assume the following points on qubit numbers of vari-
ous registers, some of which have already been mentioned.
• Registers which store numerical numbers,
RW ,RS ,Rpayoff ,RLV, j etc., and ancillary registers
concerning them have ndig qubits. This is determined
according to the required accuracy. We hereafter set
ndig = 16.
• RPRN in Figure 5 exceptionally has nPRN qubits, since
this is set to so large a value that the PRN sequence has
good statistical property, e.g. long period. [49] consid-
ers the PRN generators with 64 bits and we also use this
value for nPRN hereafter. Ancillary registers necessary
for calculation of PRN sequence have nPRN qubits too.
Even if nPRN > ndig, we use only ndig qubits in RPRN for
transformation to PSNRN.
• Rsamp has nsamp qubits.
• Other registers, e.g. Rcount, have only several qubits and
we neglect their contributions to the whole qubit num-
ber.
C. the PRN-on-a-register way
Then, let us consider the required resources in the PRN-on-
a-register way.
1. qubit number
In Table II, we summarize qubits necessary in each step
in the circuit. Registers which hold some values throughout
the circuit are as follows: Rsamp,RS ,Rpayoff ans RPRN. Ex-
cept these, the following parts in the circuit can consume qubit
number most heavily.
• JPRN and PPRN: 2nPRN qubits
• Φ−1SN: 7ndig qubits
Therefore, the total qubit number required in the PRN-on-a-
register way is roughly
nsamp + 2ndig + nPRN + max{2nPRN, 7ndig} (37)
Let us comment on some technical points for obtaining Ta-
ble II. We first make a supplementary explanation on the an-
cillary qubit number in V ( j)k . There are two parts which require
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Table I: Resources for various elementary gates. We here assume that operands are n-bit. We omit subleading terms with
respect to n.
Gate Qubits T-count ReferenceTotal Operand Output Ancilla
Adder 2n 2n 0 (self-update) 0 14n [37, 38, 46]
Ctrl Adder 2n 2n 0 (self-update) 0 21n [42, 46]
Modular Addera 2n 2n 0 (self-update) 0 70n [26, 37, 38, 46]
Multiplier 3n 2n n 0 21n2 [42]
Divider 5n 2n n 2n 35n2 [46]
Multi Ctrl Toffoli 2n n 1 n 8n [19, 48]
Square Rootb 4n n n 2n 14n2 [52]
arccos 105 3.4 × 104 c [51]
controlled rotation
(with accuracy of 2−n)
2 (control and target) 3n [22, 53, 54]
a Since we can construct the modular adder using 5 plain adders[26], we use 5 times the values of the adder for T-count.
b The circuit given in [52] takes a n-bit input and returns the n/2-bit square root and the n/2-bit remainder. In order to keep n-bit accuracy, we add n 0’s to the
input and calculate the n-bit square root of the virtual 2n-bit input. We treat the n bits added to the input and the n bits where the remainder is output as
ancillas.
c Since the value shown in [51] is Toffoli count, we simply multiply it by 7 for converting it to T-count.
Table II: Qubits necessary in each step in the PRN-on-a-register circuit. We neglect registers with only several qubits.
Part Register Qubit Note
Whole
Rsamp nsamp
RS ndig
Rpayoff ndig
RPRN nPRN
JPRN ancilla 2nPRN To hold intermediate outputs; see (21)
Φ−1SN
RW ndig
ancilla 6ndig To hold the coefficients of the polynomial and the
intermediate outputs; see Figure 6
V ( j)k
RW ndig
RS ′ ndig
ancilla 4ndig For x ← x + (ax + b)y and z ← z+x−by1+ay ; see the
comment in the body text.
PPRN ancilla 2nPRN To hold intermediate outputs; see (22).
ancillas in V ( j)k . First, x ← x + (ax + b)y needs the following
ancillas: a ndig-bit register to which 1 + ay is output, a ndig-bit
register to which the result is temporally output in the self-
update multiplication and a 2ndig-bit register necessary for the
inverse division to clear the input x. Second, z← z+x−by1+ay needs
the following: a ndig-bit register to which 1 + ay is output and
a 2ndig-bit register necessary for division. In total, 4ndig bits
are sufficient7.
We also comment on the ancilla number in Φ−1SN. As we
can see from Figure 6, we need four registers to which coef-
ficients are loaded and two registers for intermediate outputs.
Therefore, 6ndig ancillas are necessary8
7 Strictly speaking, comparisons between RS or RS ′ and s j,k’s require load-
ing s j,k’s into some register. This does not require another register, since at
least one of ancillary registers used in x← x + (ax + b)y and z← z+x−by1+ay is
empty at loading.
8 Although we also need a register to which xICDFm ’s are loaded at compar-
2. T-count
Since we are interested in only the leading contribution,
we focus on multiplications, divisions and repeated additions.
Besides, we do not consider the T-count of JW , which is used
only once. For the parts in U j, which is used repeatedly, we
specify T-counts as follows:
1. V ( j)k
One V ( j)k includes the following parts:
• x← x + (ax + b)y
As we can see in (18), this includes one multi-
plication and one division, which come from one
isons between them and RPRN, we can use RW or intermediate output reg-
isters, which are empty at comparisons.
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self-update multiplication, and 3ndig controlled
additions, which comes from two controlled mul-
tiplications by constant and one inverse. In total,
the T-count is 119n2dig.
• z← z+x−by1+ay
As we can see in (19), this includes one division
and 2ndig additions, which comes from two mul-
tiplications by constant. In total, the T-count is
63n2dig.
• Uncomputation of z← z+x−by1+ay
Similar to the above.
Therefore, the total T-count in one V ( j)k is 245n
2
dig. Since
V ( j)k is used nS + 1 times, the total T-count in them is
245n2dignS (only the leading term).
2. PPRN
This includes two modular multiplications by constant,
which comes from one self-update modular multiplica-
tion. These are decomposed into 2nPRN modular addi-
tions. So the T-count is roughly 140n2PRN.
3. Φ−1SN and its inverse
Each of them includes 2(nICDF + 1) additions (nICDF + 1
comparisons) and five multiplications. So the T-count
for each is roughly 105n2dig + 28ndignICDF.
Summing up these and considering U j is used in nt times, the
T-count in the whole circuit is roughly
(245n2dignS + 140n
2
PRN + 210n
2
dig + 56ndignICDF)nt. (38)
D. the register-per-RN way
Next, we consider the required resources in the register-per-
RN way.
1. qubit number
In the register-per-RN way, registers shown in Table III are
added per time step. Note that we do not uncompute ancillas.
Summing up all registers, the qubit number necessary for one
time step is roughly 3n2dig + 111ndig, and for the entire circuit
it is
(3n2dig + 111ndig)nt. (39)
Note that the dominant part comes from the iterative calcu-
lation in the SN gates, which prepare superpositions of the
values of the SNRNs.
2. T-count
Again, we focus on operations with large T-count. For each
part in the circuit, we estimate the T-count as follows:
1. SN gate
The m-th iteration USNm in the SN gate includes the fol-
lowing parts:
• square root, arccos, controlled rotation
T-counts are 14ndig, 3.4 × 104 and 3ndig, respec-
tively.
• f (m)i
For 2 ≤ m ≤ 6, we use 2m m-controlled Tof-
foli gates to check the value on RWi and load f
(m)
i
which corresponds to the value. T-count for this is
2m(8m − 9)9. Summing this for m = 2, ..., 6 leads
to about 4000. Since this is much smaller than T-
count for arccos in one iteration, we neglect this.
For m ≥ 7, we do multiplication between a m-
bit variable and a ndig-bit constant, which is de-
composed ndig additions of m-bit. Then, T-count
is 14mndig.
Summing up these and taking only dominant contribu-
tions, one SN gate has T-count of (7n2dig + 3.4× 104)ndig
roughly.
2. U j
This includes 2nS additions (nS comparisons) and three
multiplications. So one U j gates has T-count of 63n2dig +
28nS ndig roughly.
In total, we can estimate T-count of the entire circuit in the
register-per-RN way as
(7n2dig + 63ndig + 28nS + 3.4 × 104)ndignt. (40)
E. comparison between two ways
We then compare resources necessary in two ways in Ta-
ble IV. Naturally, qubit number is independent from nt in the
PRN-on-a-register way but proportional to nt in the register-
per-RN way and T-count is proportional to nt in the both ways.
If we take a setting, which is typically necessary for practical
use in derivative pricing10 :
nsamp = 16,
ndig = 16,
nPRN = 64,
nICDF = 109,
nt = 360,
nS = 5 (41)
the values in Table IV becomes as Table V. The total T-count
is of same order of magnitude in the both way but larger for
9 Here, we use 8m − 9, the accurate value of T-count of the m-controlled
Toffoli gates[19, 48], since the approximation as 8m is too crude for small
m.
10 nsamp = 16 corresponds to 65536 sample paths.
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Table III: Qubits added in each time step in the register-per-RN circuit. We neglect registers with only several qubits. We only
take the leading contributions.
Register Qubit Note
RS i ndig
RWi ndig
Rpayoff,i ndig
RLV,i 2ndig
ancilla used for x← x + (ax + b)y in Uti ndig See (29)
ancilla for USNm ,m = 1, ..., ndig − 1
output f (m)i n
2
dig ndig for one U
SN
m
ancilla for SQRT 2n2dig 2ndig for one U
SN
m
qubits used for arccos
(input, output and intermediate output) 105ndig 105 for one U
SN
m
Table IV: Qubit number and T-count required in the PRN-on-a-register and register-per-RN ways.
PRN-on-a-register register-per-RN
qubit nsamp + 2ndig + nPRN + max{2nPRN, 7ndig} (3n2dig + 111ndig)nt
T-count (245n2dignS + 140n
2
PRN + 210n
2
dig + 56ndignICDF)nt (7n
2
dig + 63ndig + 28nS + 3.4 × 104)ndignt
the PRN-on-a-register way by a factor 2 roughly. We here
comment on the parts which consume T-count most heavily in
each way. In the PRN-on-a-register way, there are two parts
which contribute to T-count equally and dominantly. The first
is the update of the asset price in V ( j)k . Note that additional
operations for reduction of qubits, such as inverse division in
self-update multiplication and drawing back the asset price to
clear Rg, increase T-count compared with the register-per-RN
way. The second is modular multiplications in update of the
PRN sequence. Since the PRN generator requires the large
bit number, say nPRN = 64, in order to it keep good statisti-
cal properties such as long period, the T-count of operations
for the PRN becomes large. On the other hand, in the register-
per-RN way the dominant contribution to T-count comes from
arccos’s in preparing SNRNs. Because not only an arccos it-
self is T-count consuming but also it is used in each iteration
in the SN gate, the total T-count piles up.
VI. SUMMARY
In this paper, we considered how to implement time evolu-
tion of the asset price in the LV model on quantum comput-
ers. Similar to other problems in finance, derivative pricing
by Monte Carlo simulation requires a large number of random
numbers, which is proportional to nt, the number of time steps
for asset price evolution, and this may cause difficulty in im-
plementation. We then considered two ways of implementa-
tion: the PRN-on-a-register way and the register-per-RN way.
In the former we sequentially generate pseudo random num-
bers on a register and use them to evolve the asset price. In
the latter, standard normal random numbers necessary to time
evolution are created as superpositions on separate registers.
For both ways, we present the concrete quantum circuits in
detail. For not only random number generation but also other
aspects, we try to save qubit numbers permitting some addi-
tional procedures in the PRN-on-a-register way and do oppo-
site in the register-per-RN way. We then give estimations of
qubit number and T-count required in each way. In the PRN-
on-a-register way, qubit number is kept constant against nt.
On the other hand, in the register-per-RN way qubit number is
proportional to nt. Each way has T-count consuming parts and
the total T-counts for both ways are of same order of magni-
tude, expect the PRN-on-a-register way has the larger T-count
by a factor about 2, in some specific setting.
Note that analyses of resources required for implementa-
tion of the LV model in this paper strongly depend on de-
signs of elementary circuits for arithmetic. For example, in
the register-per-RN way the dominant contribution to T-count
comes from arccos’s in preparing SNRNs. If more efficient
circuits are proposed and we replace the current choice with
them, required resources may change.
Finally, we would like to notice that this study is not enough
for application of quantum algorithm for Monte Carlo simu-
lation to pricing in the LV model. Although we assumed that
the LV function is given, in practice we have to calibrate the
LV so that the model prices of European options fit to the mar-
ket prices. Besides, we have not considered how to evaluate
terms in exotic derivatives, for example, early exercise. In fu-
ture works, we will consider such things and aim to present
how to apply quantum computers in the whole process of ex-
otic derivative pricing.
Appendix A: Sufficient condition on σ(t, S ) in the
PRN-on-a-resigter way
We here show that σ(t, S ) which is continuous with respect
to S and takes the form of (8) and sufficiently small ∆t j lead
to one-to-one correspondence between S (i)t j and S
(i)
t j+1 . We see
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Table V: Required resources to implement the PRN-on-a-register and register-per-RN ways in the valid case (41). The
following values are obtained from Table IV.
PRN-on-a-register register-per-RN
qubit 2.4 × 102 9.2 × 105
T-count 3.7 × 108 2.1 × 108
S (i)t j+1 as a function of S
(i)
t j and define a function f by
f (S ) = S + σ(t j, S )
√
∆t jw j (A1)
for fixed wi so that S
(i)
t j+1 = f (S
(i)
t j ) holds. Except for the grid
points S = s j,0...s j,nS , f (S ) is differentiable and
f ′(S ) = 1 + a j,k
√
∆t jw j; for s j,k−1 < S < s j,k, k = 0, ..., nS + 1.
(A2)
Since w j is bounded in numerical computation, f ′(S ) is al-
ways positive expect the grid points for sufficiently small ∆t j.
Besides, if σ(t j, S ) is continuous with respect to S also at the
grid points, so is f (S ). Combining these, we find that f (S )
is strictly increasing for small ∆t j. Thus, the correspondence
between S (i)t j and S
(i)
t j+1 is one-to-one.
Small ∆t j is required from another perspective, too. The
original dynamics of the asset price is given as the continuous-
time evolution (3) and (10) is the discretized approximation of
it. Therefore, in order for this approximation to be accurate,
the increment of asset price should be sufficiently smaller than
the asset price itself:
∣∣∣∣σ(t j, S (i)t j ) √∆t jw j∣∣∣∣  ∣∣∣∣S (i)t j ∣∣∣∣. If this con-
dition is satisfied,
∣∣∣a j,k √∆t jw j∣∣∣  1, so f ′(S ) > 0 is met.
Appendix B: Truncated multiplier and divider
We here describe the modified version of multiplier and di-
vider. We assume that we consider the fixed-point arithmetic
with nint bits in the integer part and nfrac bits in the fractional
part, n = nint + nfrac bits in total. We hereafter call such num-
bers (nint, nfrac)-bit numbers. We want to keep this digit setting
before and after multiplication. In order to do this, we adopt
the following policy.
• We simply truncate the digits lower than the nfrac-th
fractional digit in the product. This might cause numer-
ical errors around and the nfrac-th fractional digit and
such a tiny error might accumulate, but we simply ne-
glect this concern.
• We assume the overflow from the nint-bit integer part
never occurs.
We then approximate the product as follows. Writing a num-
ber x in binary representation as xnint−1xnint−2...x0.x−1...x−nfrac ,
where xi is the i-th integer digit of x and x− j is the j-th frac-
tional digit of x, we do
xy =
nint−1∑
i=−nfrac
xi2iy ≈ f mulnfrac,nint,y(x) :=
nint−1∑
i=−nfrac
xi2iy˜i, (B1)
where
y˜i =
ynint−1...y0.y−1...y−(nfrac−i) ; for i < 0y ; for i ≥ 0 . (B2)
This truncated multiplication is implemented as a circuit in
Figure 12. Note that the circuit in Figure 12 actually calculates
not f mulnfrac,nint,y(x) but
nint−1∑
i=0
xi2i(ynint−1−i...y0.y−1...y−nfrac )+
nfrac∑
j=1
x− j2− j(ynint−1...y0.y−1...y−(nfrac− j)).
(B3)
This is equal to f mulnfrac,nint,y(x) if our assumption that the overflow
from the n-bit integer part never occurs is satisfied.
We define the truncated division as the inverse of the trun-
cated multiplication: z/y ≈ f divnfrac,nint,y(z) :=
(
f mulnfrac,nint,y
)−1
(z).
Given two (nint, nfrac)-bit numbers y, z which satisfies z =
f mulnfrac,nint,y(x), we can find the (nint, nfrac)-bit number x as fol-
lows:
1. Set i = nint − 1, d = z and x = 0.
2. Update d with d − 2iy˜i
3. If d < 0, update d with d + 2iy˜i (d returns to the value
before step 2) and set xi = 0. If d ≥ 0, set xi = 1.
4. Decrement i by 1.
5. Repeat step 2-4 until i becomes −nfrac − 1 at step 4.
6. Output x.
Note that 2iy˜i >
∑i−1
j=−nfrac 2
jy˜ j. This ensures that sequential
subtractions by 2iy˜i and checking whether the difference is
positive or negative lead to determining each digit of x. The
above procedure is implemented as the circuit in Figure 13.
Note that we add dummy qubits which correspond to the
2nint − 1-th to nint-th integer digits of z. Also note that this
circuit transforms the dividend register from |z〉 to |0〉. If we
want to reserve |z〉, we can copy the state to another ancillary
register by CNOT gates and use the copy as the dividend state.
That is, we can do
|z〉 |0〉 |y〉 |0〉 → |z〉 |z〉 |y〉 |0〉 → |z〉 |0〉 |y〉 |x〉 . (B4)
Despite the trick to truncate the digits, the structures of the
circuits for truncated multiplication and division are similar
to that in [42] and the restoring division circuit in [46] respec-
tively. We therefore use the qubit number and T-count of the
circuits in [42, 46] as those of our truncated arithmetic cir-
cuits. The exception is the qubit number of divider, for which
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we use 5n. This is larger than the value in [46] by 2n, reflect- ing the addition of dummy qubits and the register to which the
dividend is copied11.
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Figure 1: The overview of the circuit for asset price evolution in the LV model in the PRN-on-a-register way. Here and
hereafter, ancillary qubits are sometimes omitted for simple display.
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Figure 2: The overview of the U j, which performs the j-th step of asset price evolution, in the PRN-on-a-register way.
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Figure 4: The gate which outputs whether x = j and y ∈ [α, β) or not. The control by a register means the multiple control by
qubits therein.
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Figure 5: The circuits to generate PSNRN sequences.
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Figure 7: Parts of the circuit in Figure 6. Here, cm,i,k means the k-th digit of cm,i.
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Figure 8: The overview of the circuit for asset price evolution in the LV model in the register-per-RN way.
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Figure 9: U j, which performs the j-th step of asset price evolution, in the register-per-RN way.
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Figure 10: Circuit to compute f (m)i .
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(b) USNm , the m-th step in the SN gate.
Figure 11: Implementation of the SN gate.
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Figure 12: The circuit to perform truncated multiplication.
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(b) The TruncDivPart gate. Note that in the 2’s complement method we can check whether a number is negative or not by seeing the most
significant bit so we do not have to use an adder as a comparator.
Figure 13: The circuit for the truncated division.
